Analysis and Comparison of Estimated Carry Adder with other Adder Designs
| المصدر: | مجلة التربوي |
|---|---|
| الناشر: | جامعة المرقب - كلية التربية بالخمس |
| المؤلف الرئيسي: | Ashmila, Ismail Melad (Author) |
| مؤلفين آخرين: | Al Dawibi, Omar O. (Co-Author) |
| المجلد/العدد: | ع5 |
| محكمة: | نعم |
| الدولة: |
ليبيا |
| التاريخ الميلادي: |
2014
|
| الشهر: | يوليو |
| الصفحات: | 476 - 496 |
| ISSN: |
2011-421X |
| رقم MD: | 762576 |
| نوع المحتوى: | بحوث ومقالات |
| قواعد المعلومات: | EduSearch |
| مواضيع: | |
| رابط المحتوى: |
عدد مرات التحميل
3
| المستخلص: |
A large number of adders have been proposed, but adding fast adder using low area and power is still challenging. In 2001 a new 32-bit asynchronous adder has been introduced (32-bit ESTC adder)[1], which used the estimation theory to improve the speed of addition time. This paper presents a design and implementation of the necessary control circuit for 32-bit ESTC adder and compares it's performance and area with other previous adder designs. It has been seen through analysis of the design and operation with previous work that the Estimated Carry Adder provides a compromise between high speed, high area cost adders (carry lookahead adder) and slow, low area adders (carry ripple adder). Comparison with wellknown conventional adders demonstrates that 32-bit ESTC adder dramatically achieve speeds and/or area advantages over previously adder circuits. |
|---|---|
| ISSN: |
2011-421X |
عناصر مشابهة
-
Extension of Estimation Theory to Improvement Asychronous Adders Performance
بواسطة: Ashmila, E. M. منشور: (2013) -
VHDL Implementation for a Balanced Ternary Adder Tree in FPGA
بواسطة: Al Otaibi, Ahmed منشور: (2010) -
Carrying Daylight Without Glare To Rear Interior Spaces
بواسطة: Attia, Doaa Ismail Ismail منشور: (2014) -
Design and Implementation of a Website Usability Model
بواسطة: حسين، زينب محمد منشور: (2014) -
المخدرات الرقمية: أسبابها وآثارها
بواسطة: سعيد، عبدالرزاق عبدالله منشور: (2022)
